


Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	- 200			
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = - 10 V	1.5		
Q _g (Max.) (nC)	22			
Q _{gs} (nC)	12			
Q _{gd} (nC)	10			
Configuration	Single			



FEATURES

- Dynamic dV/dt Rating
- P-Channel
- · Fast Switching
- · Ease of Paralleling
- Simple Drive Requirements
- Lead (Pb)-free Available



RoHS'

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

ORDERING INFORMATION	
Package	TO-220
Lead (Pb)-free	IRF9620PbF
Leau (Fb)-liee	SiHF9620-E3
SnPb	IRF9620
SIFD	SiHF9620

ABSOLUTE MAXIMUM RATINGS T _C = 25 °C, unless otherwise noted					
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V _{DS}	- 200	- V	
Gate-Source Voltage	V _{GS}	± 20			
Continuous Drain Current	V_{GS} at - 10 V $T_{C} = 25^{\circ}$	0	- 3.5		
	$T_C = 100^{\circ}$	C I _D	- 2.0	А	
Pulsed Drain Current ^a		I _{DM}	- 14		
Linear Derating Factor			0.32	W/°C	
Maximum Power Dissipation	T _C = 25 °C	P _D	40	W	
Peak Diode Recovery dV/dt ^b	dV/dt	- 5.0	V/ns		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for 10 s		300°]	
Mounting Torque	6-32 or M3 screw		10	lbf ⋅ in	
	0-32 OF M3 SCIEW		1.1	N · m	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. $I_{SD} \le$ 3.5 A, $dI/dt \le$ 95 A/ μ s, $V_{DD} \le V_{DS}$, $T_J \le$ 150 °C.
- c. 1.6 mm from case.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply



THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	62	
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.50	-	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	3.1	

SPECIFICATIONS $T_J = 25 ^{\circ}C$,	unless otherw	vise noted						
PARAMETER	SYMBOL	TES	TEST CONDITIONS		TYP.	MAX.	UNIT	
Static								
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	V _{GS} = 0 V, I _D = - 250 μA		-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	to 25 °C, I _D = - 1 mA	-	- 0.22	-	V/°C	
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{DS}$	V _{GS} , I _D = - 250 μA	- 2.0	-	- 4.0	V	
Gate-Source Leakage	I _{GSS}	V	_{GS} = ± 20 V	-	-	± 100	nA	
Zero Gate Voltage Drain Current	I _{DSS}		200 V, V _{GS} = 0 V	-	-	- 100	μΑ	
-		+	V, V _{GS} = 0 V, T _J = 125 °C	-	-	- 500		
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = - 10 V	I _D = - 1.5 A ^b	-	-	1.5	Ω	
Forward Transconductance	9fs	V _{DS} = -	50 V, I _D = - 1.5 A ^b	1.0	-	-	S	
Dynamic				1	•	•	1	
Input Capacitance	C _{iss}		$V_{GS} = 0 V$,	-	350	-		
Output Capacitance	C _{oss}	V	$I_{DS} = -25 \text{ V},$	-	100	-	pF	
Reverse Transfer Capacitance	C_{rss}	T = 1.0	0 MHz, see fig. 5	-	30	-		
Total Gate Charge	Qg			-	-	22		
Gate-Source Charge	Q _{gs}	V _{GS} = - 10 V	$I_D = -4.0 \text{ A}, V_{DS} = -160 \text{ V},$ see fig. 11 and 18 ^b	-	-	12	nC	
Gate-Drain Charge	Q_{gd}		see lig. 11 and 10-	-	-	10		
Turn-On Delay Time	t _{d(on)}			-	15	-		
Rise Time	t _r	V _{DD} = -	V _{DD} = - 100 V, I _D = - 1.5 A,		25	-	ns	
Turn-Off Delay Time	t _{d(off)}	$R_G = 50 \Omega$, $R_D = 67 \Omega$, see fig. 17^b		-	20	-		
Fall Time	t _f				15	-		
Internal Drain Inductance	L _D	` ,	Between lead, 6 mm (0.25") from		4.5	-		
Internal Source Inductance	L _S	package and center of die contact		-	7.5	-	· nH	
Drain-Source Body Diode Characteristic	es	•		L	L			
Continuous Source-Drain Diode Current	Is	MOSFET symbol showing the integral reverse p - n junction diode		-	-	- 3.5		
Pulsed Diode Forward Current ^a	I _{SM}			-	-	- 14	A	
Body Diode Voltage	V _{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = -3.5 \text{A}, V_{GS} = 0 \text{V}^{\text{b}}$		-	-	- 7.0	V	
Body Diode Reverse Recovery Time	t _{rr}	$T_J = 25 {}^{\circ}\text{C}, \ I_F = -3.5 \text{A}, \ \text{dI/dt} = 100 \text{A/}\mu\text{s}^b$		-	300	450	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			-	1.9	2.9	μC	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)			L _D)			

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 μ s; duty cycle \leq 2 %.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Maximum Effective Transient Thermal Impedance, Junction-to-Case vs. Pulse Duration






Fig. 6 - Typical Transconductance vs. Drain Current




Fig. 9 - Normalized On-Resistance vs. Temperature




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 10 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 8 - Breakdown Voltage vs. Temperature




Fig. 11 - Typical Gate Charge vs. Gate-to-Source Voltage









Fig. 12 - Typical On-Resistance vs. Drain Current






Fig. 14 - Power vs. Temperature Derating Curve




Fig. 15 - Clamped Inductive Test Circuit




Fig. 16 - Clamped Inductive Waveforms




Fig. 17a - Switching Time Test Circuit




Fig. 17b - Switching Time Waveforms






Fig. 18a - Basic Gate Charge Waveform






Fig. 18b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit



• Compliment N-Channel of D.U.T. for driver



* $V_{GS} = -5 \text{ V}$ for logic level and - 3 V drive devices

Fig. 19 - For P-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91082.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com